

Record-Performance In₂O₃ FETs with Ultra-scaled Contacted Gate Pitch: Enabled by Higher-*k* HZO Linear Dielectric and Novel Ti-Seeded Contact

Jian-Yu Lin¹, Zehao Lin¹, Chang Niu¹, Chang Liu², Juanjuan Lu², Kisoo Nam¹, Haiyan Wang^{1,2}, and Peide D. Ye^{1,*}

¹Elmore Family School of Electrical and Computer Engineering and ²School of Materials Engineering, Purdue University, West Lafayette, IN, USA, *Email: yep@purdue.edu

Abstract: In this work, we demonstrate two strategies to enhance the performance of oxide semiconductor (OS) FETs with ultra-scaled contacted gate pitch (CGP ≤ 80 nm). First, the gate capacitance-equivalent thickness (CET) is scaled to 1.36 nm using Hf_{0.5}Zr_{0.5}O₂ (HZO)-based linear dielectric with *k* > 28. Second, a novel ultrathin 0.5-nm Ti-seeding layer is introduced to further reduce contact resistance (*R*_C). By combining CET scaling and Ti-seeded metal contact, In₂O₃ FETs achieve a record-low *R*_C of 29.4 Ω·μm (approaching the Landauer limit), a record-high maximum current of 4.15 mA/μm, and a record-high on-current of 1.74 mA/μm among all reported OS FETs with contact length scaling. These results establish a new benchmark for OS FETs with ultra-scaled device footprints.

Introduction: In₂O₃-based oxide semiconductor (OS) FETs have attracted significant interests for monolithic three-dimensional integration (M3DI) [1, 2]. To date, substantial efforts have focused on channel length (*L*_{ch}) scaling to enhance OS FET performance and meanwhile reduce device footprint [3–14]. However, device footprint reduction is governed not only by *L*_{ch} but also by contact length (*L*_C), as both contribute to the contacted gate pitch (CGP), one of the metrics for device size [Fig. 1(a) and (b)]. Despite its importance, *L*_C scaling in OS FETs has been relatively underexplored [15–20]. When *L*_C is scaled to < 50 nm, pronounced performance degradation is commonly observed due to the current-crowding effect (CCE), where contact resistance (*R*_C) increases sharply once *L*_C < transfer length (*L*_T). This limitation highlights the need for further optimization strategies to fully realize the intrinsic performance potential of OS FETs in the ultra-scaled *L*_C < 50 nm regime. In this work, we explore two approaches to optimize In₂O₃ FETs performance with *L*_C < 50 nm. First, we scale the gate capacitance-equivalent thickness (CET) down to 1.36 nm using a Hf_{0.5}Zr_{0.5}O₂/Al₂O₃/Hf_{0.5}Zr_{0.5}O₂ (HZAHZO) gate dielectric with a higher-*k* value (*k* > 28) than conventional high-*k* HfO₂ (*k* ≤ 18) [3, 8, 9]. Second, we introduce a novel ultrathin 0.5-nm Ti-seeding layer at the Ni/In₂O₃ interface to reduce contact resistivity through moderated contact doping. By combining CET scaling and contact engineering, we demonstrate a record-low *R*_C of 29.4 Ω·μm approaching the Landauer (quantum) limit, a record-high maximum current (*I*_{max}) of 4.15 mA/μm, and a record-high on-current (*I*_{ON}) of 1.74 mA/μm among all reported OS FETs with *L*_C scaling. Highlights of this work are summarized in Fig. 1(c).

Experiments: Fig. 2(a) shows the fabrication flow of the devices in this work. 40 nm W was sputtered as the back-gate, followed by the deposition of HZAHZO gate dielectric using plasma-enhanced atomic layer deposition (PE-ALD). To enable CET scaling, the total oxide thickness (*T*_{OX}) of the HZAHZO was varied from 12 to 8 nm [Fig. 2(b)]. Achieving a HZAHZO stack with higher *k* > 28 requires an asymmetric Hf_{0.5}Zr_{0.5}O₂ (HZO) configuration, in which the bottom HZO layer (*t*₁) is thicker than the top HZO layer (*t*₂), with an intermediate Al₂O₃ layer (*t*₃) inserted to decouple the two HZO layers [7]. This asymmetric structure promotes the formation of tetragonal (t-) phase HZO with higher *k* through a favorable strain gradient from the bottom W electrode toward the top In₂O₃ capping layer [7]. The Al₂O₃ interlayer is applied to suppress the formation of ferroelectric phase. An ultrathin In₂O₃ with channel thickness (*T*_{ch}) of 1.8–2.2 nm was subsequently deposited by ALD, followed by an O₂ annealing at 350 °C to form and stabilize the t-phase HZO. Device isolation and channel width definition were achieved using Ar dry etching. Source/drain (S/D) contacts were formed by in-situ e-beam evaporation of a 0.5-nm Ti-seeding layer at a rate of 0.01 nm/s, followed by 20 nm of Ni at a base pressure of ~4 × 10⁻⁸ Torr. The role of the ultrathin Ti-seeding layer in contact properties will be discussed later. Fig. 3(a) demonstrates a cross-sectional scanning transmission electron microscopy image of an In₂O₃ FET with ultra-scaled CGP of 70 nm.

CET Scaling: Fig. 4(b) shows the capacitance characteristics of HZAHZO gate dielectric. As the *T*_{OX} is reduced from 12 to 10 nm, the CET scales from 1.61 nm to 1.36 nm [Fig. 4(c)] while maintaining a *k* ≥ 28.6 [Fig. 4(d)]. However, further reducing *T*_{OX} to 8 nm leads to a CET increase accompanied by a degraded *k* value of 20.4 [Fig. 4(c) and (d)], suggesting a part transition from higher-*k* t-phase to lower-*k* monoclinic (m-) phase HZO [7]. The impact of CET scaling on In₂O₃ FETs performance is evaluated in Fig. 5. With CET scaled from 1.61 to 1.36 nm (*T*_{OX} = 12 to 10 nm), In₂O₃ FETs exhibit clear enhancements in field-

effect mobility (*μ*_{FE}) [Fig. 5(b)] and *I*_D [Fig. 5(a) and (c)], underscoring the critical role of CET scaling in improving transistor performance.

***L*_C Scaling (from 500 to 40 nm):** *L*_C scaling is investigated for devices with the minimum CET = 1.36 nm (*T*_{OX} = 10 nm) in this work. The impact of *L*_C scaling on short-channel transistors (*L*_{ch} = 50 nm) is illustrated by the *I*_D–*V*_{GS} curves in Fig. 6(a) and (b) for different *T*_{ch}. As *L*_C reduces, *I*_D [Fig. 6(a) and (b)], peak transconductance (*g*_{m,peak}) [Fig. 6(c)], and *μ*_{FE} [Fig. 6(d)] degrade, primarily due to the increase in *R*_C caused by the CCE. To quantify the impact of CCE on *R*_C, the transfer length method (TLM) is employed to extract *R*_C as a function of *L*_C, as shown in Fig. 7(a) and (b). Extracted *R*_C–*L*_C characteristics are summarized in Fig. 7(c) and analyzed using the CCE model on planar devices [21]:

$$R_C = R_{C0} \coth(L_C/L_T) \quad (1)$$

$$R_{C0} = \sqrt{\rho_C R_{sh}} \cdot L_T = \sqrt{\rho_C / R_{sh}} \cdot \rho_C = R_{C0} \cdot L_T \quad (2)$$

where *R*_{C0}, *ρ*_C, and *R*_{sh} represent *R*_C at *L*_C ≫ *L*_T, contact resistivity, and sheet resistance, respectively. The extracted contact parameters are presented in Fig. 7(d). Increasing *T*_{ch} leads to improved contact properties, with *R*_{C0} reduced from 38 to 33 Ω·μm, *L*_T lowered from 55 to 42 nm, and *ρ*_C decreased from 2.1 × 10⁻⁸ to 1.4 × 10⁻⁸ Ω·cm². These *T*_{ch} dependent contact properties are attributed to the quantum-confinement-controlled Schottky barrier height (*Φ*_{SB}) at metal/In₂O₃ interface, consistent with our prior studies [18, 19, 22]. *R*_C and *R*_{sh} as a function of overdrive voltage (*V*_{OV} = *V*_{GS} – *V*_T, where *V*_T is the threshold voltage) at ultra-scaled *L*_C = 40 nm are further examined in Fig. 8(a) and (b). Fig. 8(c) benchmarks *R*_C versus 2D carrier density (*n*_{2D}) against the reported OS FETs with low contact resistivity. This work achieves a record-low *R*_C of 29.4 Ω·μm (extracted at 300 K) among all OS FETs with *L*_C < 50 nm, approaching even the lowest *R*_C reported in devices with *L*_C > 1 μm (23.4 Ω·μm extracted at 10 K [6]) as well as the Landauer limit shown in Fig. 8(c).

Mechanism of Ti-Seeding Layer: The record-low *R*_C can be attributed to the introduction of an ultrathin 0.5-nm Ti-seeding layer at the Ni/In₂O₃ contact interface [Fig. 3(b)]. When Ti is deposited on In₂O₃, it induces oxygen scavenging reaction (OSR), in which Ti extracts oxygen from In₂O₃ due to its lower oxygen interstitial formation energy compared with indium [23]. This process generates oxygen vacancies (*V*_O[•]) and locally increases the electron density beneath the S/D regions, analogous to *n*⁺ contact doping in conventional *n*-type MOSFETs [Fig. 9(a)] [23]. Such *n*⁺ contact doping is beneficial for the reduction of *ρ*_C. However, when a relatively thick Ti layer (>1 nm) is used, excessive OSR leads to the formation of a thick TiO_x interfacial layer that acts as a tunneling barrier, offsetting the benefit of *n*⁺ contact doping and resulting in degraded *ρ*_C [23, 24]. In contrast, the ultrathin 0.5-nm Ti-seeding layer adopted in this work is optimized and enables a moderated OSR, providing sufficient *n*⁺ contact doping to significantly reduce *ρ*_C while suppressing TiO_x formation to a thickness that does not degrade contact properties, as illustrated in Fig. 9(b). As a result, the *n*⁺ contact doping benefit can be effectively exploited. Fig. 9(c) compares the *ρ*_C of In₂O₃ FETs with conventional Ni contacts (our prior work) [18] and those with Ti-seeding layer + Ni contacts in this work, demonstrating a 73% reduction in *ρ*_C and corroborating the essential role of the ultrathin Ti-seeding layer in enabling low *R*_C.

Performance in Ultra-scaled CGP: Fig. 10(a) and (b) show the transfer curves of In₂O₃ FETs with ultra-scaled CGP ≤ 80 nm for *T*_{ch} = 1.8 nm and 2.0 nm, respectively. The corresponding output characteristics are presented in Fig. 10(c) and (d). Enabled by strong electrostatic control from the higher-*k* HZAHZO and the record-low *R*_C, our devices achieve outstanding performance, as summarized in Fig. 11: a record-high *I*_{max} = 4.15 mA/μm [Fig. 11(a)] and a record-high *I*_{ON} = 1.74 mA/μm [Fig. 11(b)] among all OS FETs with *L*_C scaling, while maintaining a subthreshold swing (SS) below 72 mV/dec [Fig. 11(c)].

Conclusion: This work employs two key strategies—CET scaling by HZAHZO higher-*k* dielectric and a novel 0.5-nm Ti-seeded contact—to enhance OS FET performance in the ultra-scaled *L*_C < 50 nm regime. Through these combined optimizations, our In₂O₃ FETs demonstrate record-low *R*_C and record-high performance among all reported OS FETs with *L*_C scaling. **Acknowledgements:** This work is supported by NSF FuSe2, SRC GRC, and Samsung Electronics, Inc.




Fig. 1. Schematic device structure of an In_2O_3 FET: (a) three-dimensional view and (b) top view, where the CGP is defined as $L_C + L_{\text{ch}}$. (c) Highlights of this work. I_{ON} is defined as the I_D at $V_{\text{GS}} - V_T = V_{\text{OV}} = V_{\text{DS}} = 1 \text{ V}$. Threshold voltage (V_T) is extracted by constant-current method at $I_D/W_{\text{ch}} = 100 \text{ nA}/L_{\text{ch}}$. V_{OV} denotes the overdrive voltage, and W_{ch} is the channel width.




Fig. 2. (a) Fabrication process flow of In_2O_3 FETs with HZAHZO higher- k linear gate dielectric and novel Ti-seeded Ni contact. (b) Structure and thickness design of the HZAHZO stack investigated in this work. The underlying design rationale of the HZAHZO stack, including the use of $t_3 > t_1$, has been comprehensively studied in our previous work [7].




Fig. 3. (a) Cross-sectional scanning transmission electron microscopy (STEM) image with energy-dispersive X-ray spectroscopy (EDS) elemental mapping (Ni, Ti, In, Hf, Zr, and W) of an In_2O_3 FET featuring an ultra-scaled L_C of 40 nm and L_{ch} of 30 nm, corresponding to a CGP = $L_C + L_{\text{ch}}$ of 70 nm. (b) Elemental line scan along the arrow indicated in (a), confirming the presence of the ultrathin 0.5-nm Ti-seeding layer.




Fig. 4. (a) Schematic structure of metal–oxide–semiconductor (MOS) capacitors used for capacitance characterization. (b) Capacitance characteristics of the HZAHZO gate dielectric with various T_{ox} . Extracted (c) CET and (d) dielectric constant (k value) as a function of T_{ox} . The minimum CET achieved in this work is 1.36 nm at $T_{\text{ox}} = 10 \text{ nm}$.




Fig. 5. (a) $I_D - V_{\text{GS}}$ characteristics of In_2O_3 FETs with different $T_{\text{ox}} = 12$ and 10 nm (CET = 1.61 and 1.36 nm) at $L_{\text{ch}} = 1 \mu\text{m}$ and $L_C = 0.1 \mu\text{m}$. (b) μ_{FE} extracted from the $I_D - V_{\text{GS}}$ curves at $V_{\text{DS}} = 0.05 \text{ V}$ in (a). (c) $I_D - V_{\text{DS}}$ characteristics of In_2O_3 FETs with different $T_{\text{ox}} = 12$ and 10 nm (CET = 1.61 and 1.36 nm).




Fig. 6. $I_D - V_{\text{GS}}$ characteristics of In_2O_3 FETs with $L_{\text{ch}} = 50 \text{ nm}$ and L_C scaled from 500 nm to 40 nm for T_{ch} of (a) 1.8 nm and (b) 2.0 nm, measured at $V_{\text{DS}} = 0.05 \text{ V}$. Extracted (c) $g_{\text{m, peak}}$ and (d) μ_{FE} as a function of L_{ch} at $V_{\text{DS}} = 0.05 \text{ V}$, various $L_C = 500$ to 40 nm, and different T_{ch} .




Fig. 7. TLM analysis of In_2O_3 FETs with $L_c = 500$ to 40 nm for $T_{\text{ch}} =$ (a) 1.8 nm and (b) 2.0 nm , measured at $V_{\text{ov}} = 1.5 \text{ V}$. R_{total} : total resistance. (c) R_c as a function of L_c . Symbols: experimental data. Solid lines: fitting curves by (1). (d) Extracted R_c , L_c , and ρ_c obtained by fitting the R_c – L_c data in (c) using (1) and (2).




Fig. 8. (a) R_c and (b) R_{sh} of In_2O_3 FETs with ultra-scaled $L_c = 40 \text{ nm}$ for $T_{\text{ch}} = 1.8 \text{ nm}$ and 2.0 nm , plotted as a function of V_{ov} . (c) Benchmark of R_c as a function of n_{2D} for reported OS FETs. $n_{2D} = C_{\text{ox}} \cdot V_{\text{ov}}/q$, C_{ox} : gate capacitance. q : elementary charge. The devices in this work achieve a record-low $R_c = 29.4 \Omega \cdot \mu\text{m}$ (extracted @ 300 K) among all OS FETs with $L_c < 50 \text{ nm}$.




Fig. 9. (a) Schematic illustration of the OSR between thick Ti and In_2O_3 , resulting in the formation of a thick interfacial TiO_x [23, 24]. Blue circle: oxygen atoms. White circle: Vo^+ . n^+ indicates high electron density. (b) Ultrathin 0.5-nm Ti-seeding layer moderates the OSR, suppressing TiO_x thickness while maintaining n^+ contact doping. (c) ρ_c of In_2O_3 FETs with Ni contacts [18] and Ti-seeding layer + Ni contacts (this work). The effect of Ti work function on Φ_{SB} tuning is expected to be minor due to the non-bulk-like nature of the 0.5-nm Ti layer.




Fig. 10. Transfer and output characteristics of In_2O_3 FETs with ultra-scaled $L_c = 40 \text{ nm}$ and $L_{\text{ch}} = 30/40 \text{ nm}$, corresponding to CGP = $70/80 \text{ nm}$. Devices with $T_{\text{ch}} = 1.8 \text{ nm}$ are shown in (a) transfer and (c) output curves, while those with $T_{\text{ch}} = 2.0 \text{ nm}$ are shown in (b) transfer and (d) output curves. All devices exhibit subthreshold swings (SS) below 72 mV/dec . Output characteristics are measured using pulsed I – V to mitigate self-heating effects [25].




Fig. 11. Benchmark of (a) I_{max} vs L_c , (b) I_{on} vs L_c , and (c) I_{on} vs SS for high-performance OS FETs, with the OS channel material indicated. I_{on} is defined as the I_D at $V_{\text{GS}} - V_T = V_{\text{ov}} = V_{\text{DS}} = 1 \text{ V}$. V_T is extracted by constant-current method at $I_D/W_{\text{ch}} = 100 \text{ nA}/L_{\text{ch}}$. This work demonstrates record-high $I_{\text{max}} = 4.15 \text{ mA}/\mu\text{m}$ and record-high $I_{\text{on}} = 1.74 \text{ mA}/\mu\text{m}$ among all reported OS FETs with L_c scaling.

References

[1] S. Datta *et al.*, *IEEE Micro*, 2019, doi: 10.1109/MM.2019.2942978. [2] K. H. Chiang *et al.*, *VLSI*, 2025, doi: 10.23919/VLSITechnologyandCir65189.2025.11074854. [3] Z. Lin *et al.*, *ACS Nano*, 2022, doi: 10.1021/acsnano.2c10383. [4] Y. Wang *et al.*, *VLSI*, 2025, doi: 10.23919/VLSITechnologyandCir65189.2025.11074860. [5] Z. Zhang *et al.*, *IEEE-EDL*, 2022, doi: 10.1109/LED.2022.3210005. [6] C. Niu *et al.*, *IETM*, 2023, doi: 10.1109/IETM45741.2023.10413708. [7] Z. Lin *et al.*, *VLSI*, 2024, doi: 10.1109/VLSITechnologyandCir46783.2024.10631497. [8] Y. Shao *et al.*, *IETM*, Session 19-7, 2025. [9] E. Sarkar *et al.*, *IETM*, Session 19-6, 2025. [10] J. Zhang *et al.*, *IEEE-TED*, 2025, doi: 10.1109/TED.2025.3583705. [11] E. Sarkar *et al.*, *IETM*, 2024, doi: 10.1109/IETM50854.2024.10873456. [12] H. Park *et al.*, *VLSI*, 2025, doi: 10.23919/VLSITechnologyandCir65189.2025.11075125. [13] Y. -K. Liang *et al.*, *VLSI*, 2023, doi: 10.23919/VLSITechnologyandCir7934.2023.10185343. [14] M. S. Rahman *et al.*, *IEEE-EDL*, 2025, doi: 10.1109/LED.2025.3554214. [15] Z. Wu *et al.*, *IEEE-EDL*, 2024, doi: 10.1109/LED.2024.3357768. [16] W. Zhao *et al.*, *IETM*, 2024, doi: 10.1109/IETM50854.2024.10873547. [17] S. Zhu *et al.*, *IEEE-EDL*, 2025, doi: 10.1109/LED.2025.3531420. [18] J. -Y. Lin *et al.*, *VLSI*, 2025, doi: 10.23919/VLSITechnologyandCir65189.2025.11074856. [19] J. -Y. Lin *et al.*, *IEEE-TED*, 2026, doi: 10.1109/TED.2025.3649612. [20] C. -H. Huang *et al.*, *IETM*, Session 22-5, 2025. [21] H. Murrmann and D. Widmann, *IEEE-TED*, 1969, doi: 10.1109/T-ED.1969.16904. [22] J. -Y. Lin *et al.*, *IETM*, 2024, doi: 10.1109/IETM50854.2024.10873514. [23] J. -Y. Lin *et al.*, *IEEE-TED*, 2025, doi: 10.1109/TED.2025.3564265. [24] H. Tang *et al.*, *IEEE-TED*, 2024, doi: 10.1109/TED.2023.3332057. [25] P. -Y. Liao *et al.*, *IETM*, 2022, doi: 10.1109/IETM45625.2022.10019438. [26] M. Si *et al.*, *IEEE-TED*, 2021, doi: 10.1109/TED.2021.3053229.